High Speed Fatigue Testing Machines
نویسندگان
چکیده
منابع مشابه
High-Speed Interface Testing
1.Problem of High-Speed Interface Macro Testing Because the function of the chip is guaranteed, the high-speed function test is important. Moreover, it is an important issue in LSI test how cheaply to do this test. The high-speed function test in an internal logical circuit can be tested by using BIST methodology and the output clock of PLL with a low-speed and low-cost ATE. However, the high-s...
متن کاملRedesigning axial-axial (biaxial) cruciform specimens for very high cycle fatigue ultrasonic testing machines
The necessity to increase performances in terms of lifetime and security in mechanical components or structures is the motivation for intense research in fatigue. Applications range from aeronautics to medical devices. With the development of new materials, there is no longer a fatigue limit in the classical sense, where it was accepted that the fatigue limit is the stress level such that there...
متن کاملTesting High-Speed SoCs Using Low-Speed ATEs
We present a test methodology to allow testing high-speed circuits with low-speed ATEs. The basic strategy is adding an interface circuit to partially supply test data, coordinate sending the test patterns and collecting the signatures. An ILP formulation is presented to globally optimize such coordination in terms of the overall test time and the hardware cost.
متن کاملTesting a High { Speed Data Path
High speed devices for public key cryptography are of emerging interest. For this reason, the RSA crypto chip was designed. It is an architecture capable of performing fast RSA encryption and other cryptographic algorithms based on modulo multiplication. Besides the modulo multiplication algorithm called FastMM, the reasons for its high computation speed are the As Parallel As Possible (APAP) a...
متن کاملHigh-Speed Jitter Testing of XFP Transceivers
Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous digital hierarchy (SONET/SDH), optical transport networks (OTN), and 10 Gigabit Ethernet (GE). This paper outlines the differences between telecom and datacom jitter standards and describes the various jitter applications for compliance testing of 10 G small form-facto...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Transactions of the Japan Society of Mechanical Engineers
سال: 1950
ISSN: 0029-0270,2185-9485
DOI: 10.1299/kikai1938.15.94